



Fig. 5

DRIVER PHASE	CURRENT
P ₁	U → W
P ₂	$V \rightarrow W$
P ₃	V → U
P ₄	W → U
P ₅	$W \rightarrow V$
P ₆	$U \rightarrow V$












Fig. 8A



L:MINIMUM

Fig. 8B



L:MAXIMUM

Fig. 9




Fig. 10A




Fig. 10B





Fig. 11A






Fig. 12




Fig. 13A




Fig. 13B




Fig. 14A




Fig. 14B

